
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 0 AND 1
User’s Manual U15905EJ2V1UD
232
Figure 7-12. PWM Output Timing Example
0000H 0001H
p
pp
p
qq
q
qp
q
0000H
FFFFH
0001H
Count
clock
TMn
register
CCn0
register
CCn1
register
INTCCn0
interrupt
INTCCn1
interrupt
TOn
(output)
Count start
Clear
t
Remarks 1. p: Setting value of CCn0 register (0000H to FFFFH)
q: Setting value of CCn1 register (0000H to FFFFH)
p
≠ q
t: Count clock cycle
PWM cycle = 65,536
× t
65,536
p
q
Duty
=
2. In this example, the active level of the TOn output is set to the high level.
3. n = 0, 1